Statistical Analysis of Clock Skew Variation in H-Tree Structure
نویسندگان
چکیده
منابع مشابه
Statistical Timing Analysis Considering Clock Jitter and Skew due to Power Supply Noise and Process Variation
Clock driver suffers from delay variation due to manufacturing and environmental variabilities as well as combinational cells. The delay variation causes clock skew and jitter, and varies both setup and hold timing margins. This paper presents a timing verification method that takes into consideration delay variation inside a clock network due to both manufacturing variability and dynamic power...
متن کاملTiming analysis including clock skew
Clock skew is an increasing concern for high-speed circuit designers. Circuit designers use transparent latches and skew-tolerant domino circuits to hide clock skew from the critical path and take advantage of shared portions of the clock network to budget less skew between nearby elements than across the entire die, but current timing analysis algorithms do not handle correlated clock skews. T...
متن کاملPlanar-DME: a single-layer zero-skew clock tree router
This paper presents new single-layer, i.e., planar-embeddable, clock tree constructions with exact zero skew under either the linear or the Elmore delay model. Our method, called Planar-DME, consists of two parts. The rst algorithm, called Linear-Planar-DME, guarantees an optimal planar zero-skew clock tree (ZST) under the linear delay model. The second algorithm, called ElmorePlanar-DME, uses ...
متن کاملStatistical clock skew modeling with data delay variations
Accurate clock skew budgets are important for microprocessor designers to avoid holdtime failures and to properly allocate resources when optimizing global and local paths. Many published clock skew budgets neglect voltage jitter and process variation, which are becoming dominant factors in otherwise balanced H-trees. However, worst-case process variation assumptions are severely pessimistic. T...
متن کاملOptimizing Clock Skew Schedules Under Normal Process Variation
Statistical timing techniques are used to quantify the effects of process variation on performance and yield. Applied to analysis, they have been successful in reducing the overconservatism in traditional worst-case methods; applied to optimization, they can produce circuits with better performance under process variation. In this paper, we examine the problem of variation-aware clock skew sche...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
سال: 2005
ISSN: 0916-8508,1745-1337
DOI: 10.1093/ietfec/e88-a.12.3375